


# CONTENTS

## COMPUTER SCIENCE AND ENGINEERING



**Computer Science and Engineering - Volume 1**

**No. of Pages: 388**

**ISBN: 978-1-84826-227-0 (eBook)**

**ISBN: 978-1-84826-677-3 (Print Volume)**

For more information of e-book and Print  
Volume(s) order, please [click here](#)

Or [contact :eolssunesco@gmail.com](mailto:eolssunesco@gmail.com)

## CONTENTS

### **History of Computation** **1**

Sotirios G. Ziavras, *Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, New Jersey 07102, U.S.A.*

1. Early (Non-Electronic) Computing Machines
2. Electronic Computers
  - 2.1. First Generation (1945-1955)
  - 2.2. Second Generation (1955-1965)
  - 2.3. Third Generation (1965-1974)
  - 2.4. Fourth Generation (1974-1989)
  - 2.5. Fifth Generation (1990-present)

### **New Trends in Computer Technology** **17**

Alireza S. Kaviani, *Xilinx Inc., San Jose, California, USA*

1. Introduction
2. Application Trends
  - 2.1. Internet Appliances
  - 2.2. Electronic CAD Tools
  - 2.3. Smart Vehicles
3. VLSI Technology Trends
  - 3.1. Area
  - 3.2. Speed
  - 3.3. Power
4. Architecture Trends
  - 4.1. VLIW Processors
  - 4.2. Multiprocessors
  - 4.3. Configurable Computing
5. Towards the End of 21st Century
  - 5.1. Optical Computing
  - 5.2. Molecular Nanotechnology
  - 5.3. Quantum Computing

### **Basic Functions and Operational Units** **41**

Kevin Skadron, *Department of Computer Science, University of Virginia, USA*

1. Introduction
2. Peripherals
  - 2.1. Keyboards
  - 2.2. Monitors
  - 2.3. Mice and Other Pointing Devices
  - 2.4. Printers
  - 2.5. Modems
  - 2.6. Mass Storage
  - 2.7. Terminals
  - 2.8. Other Peripherals
  - 2.9. Character Codes and Endian-ness
3. Board-Level Components
  - 3.1. BIOS
  - 3.2. Main Memory
  - 3.3. Other Components
4. Processing Units
5. Functional Units

- 5.1. Fetch
- 5.2. Decode
- 5.3. Execute
- 5.4. Writeback
6. Concluding Remarks

## Microprocessor Systems

59

Mitchell Aaron. Thornton, *Department of Electrical and Computer Engineering, Mississippi State University, PO Box 9571, Mississippi State, MS, 39762-9571, United States.*

1. Introduction
2. System Components
  - 2.1. Hardware Subsystem
    - 2.1.1. Microprocessor
    - 2.1.2. Memory
    - 2.1.3. Input/Output Peripherals
  - 2.2. Software Subsystem
    - 2.2.1. Operating Systems
    - 2.2.2. Device Drivers
    - 2.2.3. Compilers
    - 2.2.4. Applications
3. Microprocessor System Operation
  - 3.1. Instruction Fetching
  - 3.2. Instruction Execution
  - 3.3. System Interrupts
4. Performance Evaluation
  - 4.1. Bandwidth
  - 4.2. Synchronous Clock Frequencies
  - 4.3. Communication Latency
  - 4.4. Overall System Performance
5. Common Applications of Microprocessor Systems
  - 5.1. General Purpose Computers
  - 5.2. Microcontrollers
  - 5.3. Multimedia Processors

## Microcontrollers

73

Mohammad Jafar Navabi, *Medtronic Microelectronics Center, Tempe, Arizona, USA*

1. Introduction
2. Applications of Microcontrollers
3. Architecture
4. Sample Microcontrollers
5. Software
6. Hardware
  - 6.1. Interrupt Handlers
  - 6.2. I/O ports
  - 6.3. Digital to Analog Converters (DAC)
  - 6.4. Analog to Digital Converters (ADC)
    - 6.4.1. Flash Converters
    - 6.4.2. Successive Approximation Register (SAR)
    - 6.4.3. Dual Slope ADC
    - 6.4.4. Over-sampling ADC
  - 6.5. Serial Communication Interface
    - 6.5.1. Universal Asynchronous Receive Transmit (UART)
    - 6.5.2. Serial Peripheral Interface (SPI)
    - 6.5.3. I2C

- 6.5.4. Other serial interface standards
- 6.6. Timers and Clocks
  - 6.6.1. General Purpose Timer
  - 6.6.2. Watch Dog Timer (WDT)
  - 6.6.3. Real Time Clock (RTC)
- 6.7. Memory
- 6.8. External Device Drivers
- 7. Current/Future Trends
- 8. Conclusion

**Processors****88**

Barry Wilkinson, *Department of Computer Science, University of North Carolina at Charlotte, Charlotte, North Carolina, USA*

- 1. Introduction
- 2. Elementary Processor
- 3. Pipelined Processor Design
  - 3.1. Technique
  - 3.2. Instruction Pipeline Hazards
    - 3.2.1. Resource Conflicts
    - 3.2.2. Procedural Dependencies
    - 3.2.3. Data Dependencies
  - 3.3. Interrupt Handling
- 4. Superscalar Processors
  - 4.1. General
  - 4.2. Instruction Issue
  - 4.3. Register Renaming

**Bus Architectures****110**

Lizy Kurian John, *Electrical and Computer Engineering Department, The University of Texas at Austin, USA*

- 1. Introduction
- 2. Bus Protocols
  - 2.1. Synchronous and Asynchronous Buses
  - 2.2. Serial and Parallel Buses
  - 2.3. Bus Arbitration
- 3. Bus Standards
  - 3.1. Parallel Bus Architectures
    - 3.1.1. ISA Bus
    - 3.1.2. PCI Bus
    - 3.1.3. VESA (Video Electronics Standard Association) Bus
    - 3.1.4. EISA Bus (X Bus) (Extended ISA Bus)
    - 3.1.5. MCA bus
    - 3.1.6. PCMCIA
    - 3.1.7. AGP Bus
    - 3.1.8. IDE/ATA bus
    - 3.1.9. SCSI bus
  - 3.2. Serial Buses
    - 3.2.1. USB
    - 3.2.2. IEEE 1394 bus
  - 3.3. Bridge Buses
    - 3.3.1. North Bridge
    - 3.3.2. South Bridge
- 4. Concluding Remarks

**Computer Systems****132**Sotirios G. Ziaavras, *Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, New Jersey 07102, U.S.A.*

1. Introduction
2. Sequential/Conventional Computers
  - 2.1. Basic Resources
    - 2.1.1. Central Processing Unit
    - 2.1.2. Main Memory
    - 2.1.3. Associative Memory: Instruction and Data Caches
    - 2.1.4. Peripheral Devices
    - 2.1.5. Resource Connectivity
  - 2.2. Computer Performance
  - 2.3. Program Control
  - 2.4. System Software
3. Parallel Computers
  - 3.1. Multiprocessors
  - 3.2. Multicomputers
  - 3.3. Vector Supercomputers

**Hardware Description****152**Mehran M. Massoumi, *HDL Research & Development, Averant Inc., USA*

1. Introduction
2. A Historical Note
3. Levels of Abstraction
4. Fundamental Characteristics of a Description Language
5. Hardware Description and Concurrency
  - 5.1. Model of time and Simulation Cycle
  - 5.2. Drivers and Resolution Function
  - 5.3. Data Types
6. Hierarchy
  - 6.1. Language Primitives
7. Procedural Bodies
  - 7.1. Memory Modeling
  - 7.2. Modeling Finite State Machines
8. Parameterization
9. Delay Modeling
10. Concluding Remarks

**Operating System****168**Mirosław Malek, *Institut fuer Informatik, Humboldt-Universitaet zu Berlin, Berlin, Germany*

1. Introduction
2. Brief History
3. Types of Operating Systems
4. Operating Systems Basics
  - 4.1. Program Execution
  - 4.2. Input/output Processing
  - 4.3. A Layered View
5. File Systems
  - 5.1. File Manipulation
  - 5.2. File Protection
  - 5.3. File Allocation
6. Scheduling
7. Memory Management

- 7.1. Memory Hierarchy
- 7.2. Virtual Storage
- 7.3. Protection
8. Other Problems: Concurrency, Consistency, Asynchrony, Deadlocks, Error Handling
9. Distributed Operating System and Web Computing
10. Outlook for the Future

**Network Software: From Ncp To Ubiquitous Computing**

**191**

Vijaya R. Lakamraju, Raksit Ashok, Osman S. Unsal, and C. Andras Moritz, *Department of Electrical and Computer Engineering University of Massachusetts Amherst, MA, USA*  
Vlad Vlassov, *Department of Information Technology, Royal Institute for Technology Kista, S-164 40*

1. Introduction
2. Chronological Taxonomy
3. Loosely Coupled Systems
  - 3.1. TCP and IP
  - 3.2. Sockets
  - 3.3. Remote Procedure Calls
  - 3.4. Wireless Application Protocol
4. Tightly Coupled Systems
  - 4.1. Message Passing Interface
  - 4.2. Active Messages and Fast Messages
  - 4.3. OpenMP
5. Service Layers in Distributed Devices with JINI
6. Ubiquitous Computing
7. Conclusion

**Machine Language**

**207**

David R. Kaeli, *Department of Electrical and Computer Engineering, Northeastern University, USA*

1. Introduction
2. Assembly Language
  - 2.1. Assembler Directives
3. Binary Code
  - 3.1. ELF
  - 3.2. COFF
  - 3.3. Java Class File
4. Executing Machine Language
  - 4.1. Microcode
  - 4.2. Control storage
  - 4.3. Microinstruction decoding
  - 4.4. Macroinstructions
  - 4.5. Optimizations
5. Conclusion

**Imperative Programming**

**218**

Gordon Pace, *Chalmers Technical University, Department of Computing Science, Sweden*  
Walid Taha, *Chalmers Technical University, Department of Computing Science, Sweden*

1. Effect: The Essence of Imperative Programming
  - 1.1. The Simplest Effects: Input/Output
2. Variables and Assignment
  - 2.1. Declaration
  - 2.2. Assignment
3. Control Structures
  - 3.1. Conditionals

- 3.2. Iteration
- 4. Procedures and Functions
  - 4.1. Procedures
  - 4.2. Functions
  - 4.3. Recursion
  - 4.4. Modularity
  - 4.5. Program Structure Through the use of Sub-Programs
- 5. Types, Type Systems, and Type Safety
  - 5.1. Primitive Types, User-Defined Types, and Data Structures
    - 5.1.1. Static Data Structures
      - 5.1.1.1. Enumerated types
      - 5.1.1.2. Records
      - 5.1.1.3. Variant records
      - 5.1.1.4. Arrays
      - 5.1.1.5. Strings
    - 5.1.2. Dynamic Data Structures
      - 5.1.2.1. Pointer/access types
      - 5.1.2.2. Memory allocation
      - 5.1.2.3. Pointer dereferencing
      - 5.1.2.4. Memory deallocation
- 6. Basic Software Engineering Concerns and Methods
- 7. Formal Reasoning About Imperative Programs
  - 7.1. Properties of programs
    - 7.1.1. Hoare-Floyd triples.
    - 7.1.2. Pre- and Post-conditions.
    - 7.1.3. Assignment
    - 7.1.4. Sequential composition and conditionals
    - 7.1.5. Loop invariants.
  - 7.2. Non-Termination
- 8. Advanced Features of Type Systems
  - 8.1. Sophisticated type systems
  - 8.2. Component-based software engineering

## Functional and Logic Programming

243

Wolfgang Schreiner, *Research Institute for Symbolic Computation (RISC-Linz), Johannes Kepler University, A-4040 Linz, Austria, Wolfgang.Schreiner@risc.uni-linz.ac.at.*

- 1. Introduction
- 2. Functional Programming
  - 2.1. Mathematical Foundations
  - 2.2. Programming Model
  - 2.3. Evaluation Strategies
  - 2.4. Higher Order Functions
  - 2.5. Parallel Execution
  - 2.6. Type Systems
  - 2.7. Implementation Issues
- 3. Logic Programming
  - 3.1. Logical Foundations
  - 3.2. Programming Model
  - 3.3. Inference Strategy
  - 3.4. Extra-Logical Features
  - 3.5. Parallel Execution
    - 3.5.1. Implementation Issues
- 4. Refinement and Convergence
  - 4.1. Constraint Logic Programming
  - 4.2. Functional Logic Programming
- 5. Impacts on Computer Science

**Hardware and Software Data Security****271**Sabrina De Capitani di Vimercati, *Dipartimento di Elettronica per l'Automazione, Universit di Brescia, 25123 Brescia–Italy*Pierangela Samarati, *Dipartimento di Tecnologie dell'Informazione, Universit di Milano, 20163 Crema–Italy*Sushil Jajodia, *Center for Secure Information Systems, George Mason University, Fairfax, VA 22030-4444, USA*

1. Introduction
2. Authentication
  - 2.1. Attacks
3. Access control
  - 3.1. Discretionary Access Control
    - 3.1.1. DAC Mechanisms
    - 3.1.2. Weaknesses of discretionary access control
  - 3.2. Mandatory Access Control
  - 3.3. Role-based access control
  - 3.4. Inference controls
4. Audit
5. Cryptography
  - 5.1. Basic cryptographic technologies
  - 5.2. Uses of cryptography
  - 5.3. Applications of cryptography

**Computer Viruses****307**Matt Bishop, *Department of Computer Science, University of California, Davis, CA, USA*

1. Introduction
2. What is a Computer Virus?
  - 2.1. Trojan Horses
  - 2.2. Computer Viruses
    - 2.2.1. Type of Targeted File
    - 2.2.2. Longevity
    - 2.2.3. Self-Concealment
    - 2.2.4. Type of Virus
  - 2.3. Related Programs
  - 2.4. Comparison
3. Theory of Computer Viruses
4. Protection Against Computer Viruses
  - 4.1. Prevention Methods
    - 4.1.1. Data and Instruction as Types
    - 4.1.2. Limiting Sharing
    - 4.1.3. Reducing Protection Domains
  - 4.2. Detection Methods
    - 4.2.1. Signature Analysis
    - 4.2.2. Integrity Checking
    - 4.2.3. Enforcing Specifications
    - 4.2.4. Anomaly Detection
5. Conclusions

**Index****325****About EOLSS****335**