

CIRCUITS AND SYSTEMS FOR RADIOFREQUENCY AND TELECOMMUNICATIONS

Dante Del Corso

Politecnico di Torino, Torino, Italy.

Keywords: Heterodyne, direct conversion, ZIF, image frequency, mixer, SDR, LNA, PA, PLL, DDS, frequency synthesizer, Phase Detector, INL, DNL, ADC, DAC, ADC/DAC errors, residue ADC, pipeline ADC.

Contents

1. Introduction
 2. Radio systems architecture
 - 2.1. Heterodyne Radio Receivers
 - 2.2. The Image Frequency
 - 2.3. Image Rejection Mixers
 - 2.4. Zero-IF Architectures
 - 2.5. Digital and Software Radio
 3. RF amplifiers and mixers
 - 3.1. Requirements and Limits
 - 3.2. Common Emitter and Common Source Amplifier Stage
 - 3.3. Distortion, Intermodulation, Intercept Point
 - 3.4. Frequency Response
 - 3.5. Mixer Circuits
 4. Signal sources: PLL and DDS
 - 4.1. Basic Operation of Phase Lock Loops
 - 4.2. Phase Detector Circuits
 - 4.3. PLL and Direct Digital Synthesizers
 - 4.4. Synchronous Demodulators
 5. ADC and DAC for telecommunications
 - 5.1. Parameters of D/A and A/D Conversion
 - 5.2. DAC Circuits
 - 5.3. Flash A/D Converter
 - 5.4. Staircase A/D Converter
 - 5.5. Successive Approximation ADC
 - 5.6. Residue A/D Converter Architectures
 - 5.7. Pipeline Converter
 - 5.8. Summary on ADC Converters
- Acknowledgement
Glossary
Bibliography
Biographical Sketch

Summary

This chapter describes architectures and circuits for telecommunication systems using as reference the structure of a radio receiver, which includes most of the functional units

found in any telecommunication equipments. An Introduction discusses motivation and relevance of the circuits presented in the chapter. Then Section 2 describes the functional architectures, starting from classic heterodyne, with a discussion on image rejection solutions, direct conversion (ZIF) and software-defined radio (SDR). The following sections describe the various modules, with circuit details: RF amplifiers and Mixers with related problems of nonlinearity in Section 3; Phase Lock Loops and signal sources with synthesizers and DDS in Section 4. The migration of electronic systems towards digital solutions includes telecommunication equipments, which move more and more functions to digital circuits. The processing chain must therefore include Analog-to-Digital and Digital-to-Analog functions, with characteristic suited for each application. Section 5 describes ADC and DAC units and circuits, focusing on the architectures which allow us to achieve the performance required in telecommunication, such as mixed DACs, residue and pipeline ADCs, with discussion of parameters and tradeoffs.

1. Introduction

Telecommunication systems use a variety of functional units, built with different types of electronic circuits, both analog and digital. The overall range covers several aspects of electronics, and many circuits found in a telecommunication systems are used also by other types of electronic equipment: amplifiers, power management, sensor and actuator interfaces, AD and DA converters. In telecommunication systems however these units have specific requirements: for instance, a radio system must handle high frequency signals towards the antennas, and baseband (audio, video) at the other side. In many cases, the transmitter needs some power for the Radio Frequency output, and must therefore use high-efficiency power handling techniques and circuits. The receiver must face problems related with low-level signals and noise. The signal processing units are migrating from analog towards digital circuits, based on microprocessors, Digital Signal Processors (DSP), or programmable logic devices.

This analog-to-digital shift is common to all electronic systems, but in the case of telecommunication equipment is further pushed for portable units, which exploit technology developments to achieve size and power reduction, and total integration, from baseband to RF interfaces. The move towards fully integrated System On Chip (SOC) is made possible also by architecture innovations. Bulk components (such as large inductors) and filters which require critical devices, are replaced by signal processing, with algorithm complexity which can be afforded only by digital techniques.

This chapter is focused on architectures and electronic circuits specific for telecommunication systems. The structure of a radio receiver is used as general reference frame, since it includes a representative variety of functional units, and the circuits used can be found also in other telecommunication equipment, such as those used for wireline connections.

The next section (Section 2) is at "system" level, and describes the functional architectures used in current radio receivers and transmitters. The starting point is the classic heterodyne, with evolution to direct conversion (ZIF) and software-defined radio

(SDR). The following sections have a "circuit" flavor: they describe the circuit details of the various modules previously defined at the architectural level. The functional units addressed include RF amplifiers, Mixers, Phase Lock Loops and other signal sources. The last section addresses Analog-to-Digital and Digital-to-Analog conversion circuits, focusing on the architectures which allow us to achieve the performance required in telecommunication applications.

2. Radio Systems Architecture

This section describes architectures for radio receivers and transmitters, starting from the classic heterodyne, based on frequency translation, continuing to digital and Software Radio. The section is focused on description of functions (block diagrams); more detailed analysis and examples of circuit schematics for the various units are in the following sections.

2.1. Heterodyne Radio Receivers

A radio receiver is a system which takes Radio Frequency (RF) signals collected by an antenna, and extracts the information embedded in one of the "channels" (e.g. a specific radio station, with carrier ω_a). The functional diagram of a radio receiver is in Figure 1.




Figure 1. Functional diagram of radio receivers.

The input signal V_A (from the antenna) contains the useful signal (ω_a spectral line), plus many types of noise and spurious signals. The filter selects the desired channel. The receiver output signal V_O should be a copy of the original modulation, with low noise and distortion.

The useful signal is embedded in a variety of RF signals, originated by other channels, interferences (EMI), and noise. The receiver must SELECT and AMPLIFY the required signal (with TUNING capability to receive different channels). Information is extracted from RF signal by a DEMODULATOR. A system architecture which can carry out conveniently these functions is the HETERODYNE, shown in Figure 2.

The product of two sine signals, with frequencies respectively ω_a and ω_o , gives two terms in the frequency domain, respectively a sum beat, with frequency $\omega_s = \omega_a + \omega_o$, and a difference beat with frequency $\omega_d = \omega_o - \omega_a$. Multiplying a signal with spectrum

$X(\omega)$ by a sine wave with frequency ω_0 , translates the spectrum to $X(\omega + \omega_0)$ and $X(\omega - \omega_0)$.




Figure 2. Heterodyne architecture.

The input signal is shifted in the frequency domain by the mixer X to an Intermediate Frequency (IF) $\omega_i = \omega_a - \omega_0$ - ω_i is fixed, and tuning is achieved shifting the frequency ω_0 of the local oscillator O .

a) Block diagram;

b) Signal spectrum: the wanted signal ω_a is isolated by the IF bandpass filter.

In the heterodyne the product operation is performed by a MIXER circuit, and one of the beats (e.g. the difference beat $\omega_i = \omega_a - \omega_0$) is filtered, amplified, and demodulated in the Intermediate Frequency (IF) chain. To receive other channels the system moves the local oscillator frequency ω_0 to a new value ω_{02} , and the mixer brings to IF a different RF signal $\omega_{a2} = \omega_{02} + \omega_i$. All the units in the IF chain (after the Mixer) operate at the fixed frequency ω_i ; the band-pass transfer function in the IF chain isolates the single channels. Frequency translation and IF filtering have the same effect as a narrow band-pass filter (with IF bandwidth) has on the RF signal. When LO frequency is changed (tuning), the effect is the same as a shifting the mask of this filter to a new frequency.

The same approach – frequency translation by beats – is used also for radio transmitters: modulated signals are generated at baseband frequency, than translated to RF band by mixing baseband with the carrier, and amplified as required.

2.2. The Image Frequency

The signal at ω_i actually comes from two RF signal: $\omega_a = \omega_o - \omega_i$ and $\omega_b = \omega_o + \omega_i$; both ω_a and ω_b are moved to the same IF frequency ω_i and can proceed in the IF chain (Figure 3). If the signal we want to receive is ω_a , the other one (ω_b) is the IMAGE frequency and must be removed. The image comes from other channels or noise, and can be stronger than the useful signal, causing interference and blocking (the high level of image signal drives amplifiers or mixer into saturation).




Figure 3. Image frequency.

The mixer generates sum and difference beats. Sum beats can be easily filtered; difference beats are both folded to IF, and the image component ($\omega_b - LO$) is not removed by IF filter.

Removing the image is a major problem in the heterodyne receivers, solved either using RF filters before the mixer, often combined with multiple-conversions, or using image cancellation mixer, based on separate processing of the In-phase/Quadrature (I/Q) components.

A pass-band filter on RF, with bandwidth including all channels to be received, can block the image. The distance between ω_a and ω_b is twice the IF value, therefore a “high IF” makes more easy good-signal / image separation. On the other hand, channel separation requires narrowband filter in the IF chain, more easy to achieve with “low IF”. The double conversion heterodyne (Figure 4) brings together the benefits of high IF (easy image rejection) and low IF (good channel isolation).




Figure 4. Double conversion heterodyne.

IF1 (high) keeps wide separation between signal and image (blocked by the RF filter). IF2 (low) has narrowband filters for channel separation.

2.3. Image Rejection Mixers




Figure 5. I/Q processing for image cancellation.
 a) Sequence of operations
 b) Block diagram of the I/Q image rejection mixer.

Separate processing of In-Phase and Quadrature (I/Q) signals allows us to cancel the image signal, by applying the processing steps described in Figure 5.

- 1) The RF signal includes two components: ω_a (good signal) and ω_b (unwanted image);

- 2) Two mixers multiply RF signal respectively by I (sine) and Q (cosine) components of LO. After each mixer the IF signal includes both ω_a (the “good” one) and ω_b (the image), overlapped to the same IF frequency, but with different phase rotation.
- 3) A $\pi/2$ phase shift is applied to one path, so image components have opposite polarity in the two branches.
- 4) The two paths are added; ω_b components have opposite phase and cancel each other; only ω_a (the good signal) survives.

Image rejection mixers release the specifications of RF and IF band-pass filters. A drawback is the need for tight matching of gain and phase shift in the two branches, to achieve good cancellation.

2.4. Zero-IF Architectures

In DIRECT CONVERSION or HOMODYNE, or Zero-IF (ZIF) receivers, the LO has the same frequency as the desired channel, and the “good” signal is moved to DC. ZIF use low-pass filters in the IF chain, more easy to design and build than band-pass inside an IC, making the ZIF architecture suitable for total integration (Systems On Chip : SOC). Critical issues are:

- Offset: DC is a signal, and high-pass filters to remove offset and DC unbalances are not allowed.
- LO to RF leakage in the mixer: it causes a DC beat, which cannot be isolated from the DC coming from actual RF, since they are overlapped on the same frequency band.

Image is the same signal spectrum flipped on the frequency axis around DC, and cannot be removed by filters; image cancellation by I/Q processing becomes mandatory.

-
-
-

TO ACCESS ALL THE 36 PAGES OF THIS CHAPTER,
Visit: <http://www.eolss.net/Eolss-sampleAllChapter.aspx>

Bibliography

Thomas H. Lee (1998). *The design of CMOS Radio-Frequency Integrated Circuits*. Cambridge University Press, 1998, (second edition 2004, ISBN 0-521-835398), pp 797: [Detailed design issues for High frequency amplifiers, Mixers, PLLs, Signal sources, Radio systems architectures].

Phillip E. Pace (2000). *Advanced Techniques for Digital Receivers*. Artech House, ISBN 1-58053-053-2, pp. 452. [Overview and detail of Receiver architectures and ADC systems].

Roland E. Best (1993). *Phase-Locked Loops Theory, Design, and Applications*. McGraw-Hill, ISBN 0-07-911386-9, pp. 373. [Reference textbook for PLL analysis and design].

Cotter W. Sayre (2001): *Complete Wireless Design*. McGraw-Hill Telecom, ISBN 0-07-137016-1, pp. 574. [A good general reference manual, and comprehensive text for understanding radio architectures and complete radio systems].

Janine Sullivan Love (Editor) (2009). *RF Front-End: World Class Designs*. Elsevier/Newnes, ISBN 978-1-85617-622-4, pp. 474. [Details of RF front-end, filter, and IF channel design, with a strong pragmatic emphasis. Good to see links between theory and applications.].

Gilbert, Barrie (1968). A Precise Four-Quadrant Multiplier with Subnanosecond Response. *IEEE Journal of Solid-State Circuits*, Dec. 1968, pp. 365-373. [The fundamental paper on Gilbert cell for mixers and multipliers].

Biographical Sketch

Dante Del Corso received the Master Degree in Electronic Engineering from Politecnico di Torino in 1970. Since 1986 he is Full Professor of Electronics at the Politecnico di Torino. He coordinated research and design activities for several national and international projects. He received the "Research" award from AEI in 1972, "Informatics" award from Sperry-Univac in 1982 (both with other researchers), "Meritorious Service Certificate" from IEEE-CS in 1994, and IEEE-CS "Golden Core" in 1996. Editor in Chief of IEEE MICRO magazine from 1991 to 1994. Member of the IEEE-CS Publication Board (till 1998), of the Editorial Boards of IEEE MICRO (till 2005), of Neural Processing Newsletters, of the Journal of Engineering Science and Technology Review, and of the JTC1/SC36 ISO-IEC committee (learning technologies). From 1995 to 2008 director of the Multimedia Laboratory of Politecnico and COREP (LAMP). Coordinator of the EU 5th framework IST project "3DE: Design, Development, and Delivery Electronic Environment for Educational MultiMedia" (2000 to 2003). Currently coordinator of the Degree Programmes in Electronic Engineering, for BSc and Masters levels of Politecnico di Torino.

D. Del Corso carried out research and design activities on analog and digital circuits, multiprocessor architectures and buses, high speed interconnections, architectures for Artificial Neural Networks based on pulse-stream circuits, aerospace electronic systems, and in the development of methodologies for design of interactive multimedia educational packages. D. Del Corso is author or co-author of about 160 papers and 8 books and CD-ROMs in the fields of analog and digital electronics, multiprocessor architectures, and use of ICT in education.